

Fig 1

1/5

43






Fig 8



CONTROL REGISTER DATA IS LOADED IN ON FIRST 12 SCLK CYCLES.
SHADOW REGISTER DATA IS LOADED IN ON FIRST 16 SCLK CYCLES

2/5




| MSB | | | | | | | | | | LSB | |
|-------|-----|------|------|------|------|-----|-----|--------|----------|-------|--------|
| WRITE | SEQ | ADD3 | ADD2 | ADD1 | ADD0 | PM1 | PMC | SHADOW | WEAK/TRI | RANGE | CODING |

FIG 6

| MSB | | | | | | | | | | | | | | | LSB | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-----|
| V _{IN0} | V _{IN1} | V _{IN2} | V _{IN3} | V _{IN4} | V _{IN5} | V _{IN6} | V _{IN7} | V _{IN8} | V _{IN9} | V _{IN10} | V _{IN11} | V _{IN12} | V _{IN13} | V _{IN14} | V _{IN15} | |
| S0 | S1 | S2 | S3 | S4 | ... | | | | | | | | | | | S15 |

FIG 7

$$3/5$$


59




Fig 4

4/5

5/5

Fig 5

